AbstractThis paper describes the design and implementation of a VHDL processor meant for performing 2D-Discrete Cosine Transform (DCT) to use in image compression applications. The design flow starts from the system specification to implementation on silicon and the entire process is carried out using an advanced workstation based design environment for digital signal processing. The software allows the bit-true analysis to ensure that the designed VLSI processor satisfies the required specifications. The bit-true analysis is performed on all levels of abstraction (behavior, VHDL etc.). The motivation behind the work is smaller size chip area, faster processing, reducing the cost of the chip
Ahmed, N., Natarajan, T., and Rao, K.R. (1974), Discrete cosine transform, IEEE Transactions on Computers, vol. C-23, pp. 90-93.
Lim, J.S. (1990), Two-Dimensional Signal and Image Processing, Prentice-Hall Inc, 1990.
Ioannis Pitas (1993), Digital Image Processing Algorithms, Prentice Hall International, UK.
Gonzalez, R.C. and Woods, R.E. (1993), Digital Image Processing, Addison-Wesley.
DSP Architect DFL User's and Reference Manual, V8.4_2 Mentor Graphics Corporation, Wilsonville, Oregon, 1995.
DSP Station Mistral2 User's and Reference Manual, V8.5_2, Mentor Graphics Corporation, Wilsonville, Oregon, 1995.
Bhasker, J. (1995), AT & T bell laboratories, Allentown, PA, A VHDL primer, Prentice-Hall Inc.
User’s guide version 3.0 with HDL analyst, VHDL and VERILOG Synthesis for FPGAs & CPLDs, 2000.
Salcic, Z. and Smailagic, A. (1997), Digital Systems Design and Prototyping using Field Programmable Logic, Kluwer Academic Publishers.
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
Copyright (c) 2017 Md. Shabiul Islam, M.S. Bhuyan, M. Salim Beg, Masuri Othman